Abstract-A compact negative bias temperature instability (NBTI) model is presented by iteratively solving the RD equations in a simple way. The new compact model can handle arbitrary stress conditions without solving time-consuming equations, and is hence, suitable for analogue/mixed-signal NBTI simulations in SPICE-like environments. The model has been implemented in Cadence ADE with Verilog-A and also takes the stochastic effect of ageing into account. The simulation speed has increased at least a thousand times compared to classical RD models. The performance of the model has been validated by both RD theoretical solutions and 140-nm CMOS silicon measurement.
I. INTRODUCTION

R
ECENT progress in advanced nanometre CMOS technologies make circuits even faster and smaller, and able to operate at ever lower power consumption. However, behind these benefits, reliability is becoming an increasing concern. Reliability problems significantly reduce the product yield and lifetime. In order to employ new CMOS technologies, especially in some highly dependable mixed-signal areas such as the analogue front-ends in the automotive industry [1] , reliability problems need to be considered during the circuit design phase. Accurate reliability simulations are in high demand to assure design success.
One of the key problems for analogue/mixed-signal reliability simulation is the lack of accurate ageing models. This is especially true for the negative bias temperature instability (NBTI), which is probably the most critical ageing effect to affect nanometre CMOS technologies. The dominant degradation due to NBTI is the threshold shift over time in PMOS transistors under stress. Moreover, NBTI degradation can partly recover after the source of the stress is removed, which makes both measurement and modelling very difficult. In fact, it remains difficult until now to accurately measure the NBTI effects [2] . The present measurement limitations prevent insight into the Manuscript received January 12, 2015; accepted November 9, 2015. Date of publication December 3, 2015; date of current version March 8, 2016 . This work was supported by CEC and RVO-NL within the H2020 ICT1 project IMMORTAL (644905). The review of this paper was arranged by Associate Editor S. Pontarelli.
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physical cause of the NBTI, and hence the modelling theories for the NBTI degradation are still under debate [3] , [4] . Despite much effort spent in NBTI modelling theories, there is a big gap between modelling and implementation in SPICE-like environments which are familiar to analogue/mixed-signal circuit designers. In addition, NBTI modelling publications mainly focus on dc stresses and square-wave stresses termed AC stress or dynamic NBTI in some publications, which are not typical cases in analogue/mixed-signal circuits. Currently, many simulation tools apply a simplification by using the average stress instead of the real stress to evaluate the NBTI degradation. This approach dramatically underestimates the NBTI degradation and causes a large error in long-time extrapolation [5] .
In order to apply the NBTI ageing simulation to analogue/mixed-signal circuits, the NBTI model must:
1) Handle arbitrary stress conditions, such as arbitrary voltage stress waveforms and arbitrary temperature stress waveforms. 2) Be easily implemented in SPICE-like environments and to embed in existing design flows. 3) Take into account the stochastic effect of ageing and enable the combination of process-variation simulations. 4) Run simulations that are not time-consuming, even for large circuits. Instead of proposing new NBTI theories, this paper tries to reduce the gap between NBTI theories and NBTI simulations in SPICE-like environments. A compact NBTI model will be introduced which satisfies the above four requirements and is suitable for analogue/mixed-signal NBTI simulations in the Cadence analog design environment (ADE). The new model is based on solving the reaction-diffusion (RD) equations [6] in a smart way, such that it can reduce computational effort.
Another difference from other publications is that this paper fits simulations with measurements on the up-limit envelope instead of comparing them with the whole stress-relax cycle. This is because the up-limit envelope of the NBTI degradation on larger number of stress cycles is the most interesting part in analogue/mixed-signal applications. It can help to determine the design margin. At the same time, ignoring the exact matching of NBTI relaxation behaviour will help to avoid the limitation of the RD model. The simulations are validated in CMOS 140 nm technology by measurements.
This paper is organized as follows. Section II will briefly review the existing NBTI modelling theories. Section III will demonstrate the derivation of the new compact model from the original RD theory. Section IV will compare the compact model with the original RD theory as well as the RD model proposed in another publication. Two possible improvement for the model regarding to the RD theory limitations are proposed. Section V will evaluate the performance of the model with measured NBTI results in CMOS 140nm technology for various voltage stress waveforms. The model implementation in Cadence ADE will be discussed in Section VI as well as simulation times and stochastic ageing simulation. Limitations of the proposed model will be discussed in Section VII. Conclusions will be drawn in Section VIII.
II. BRIEF REVIEW OF EXISTING NBTI MODELS
Currently there are several NBTI models described in publications. The most simple NBTI model is based on fitting the measurements in the power domain, which could be termed the "power model" [7] . The power model is not based on physical meanings but is simple to extract from measurements and easy to implement in simulation software. In fact, many commercial EDA companies and silicon foundries provide NBTI simulation by means of power models. However, the power model are normally fit for dc stresses because it does not model the recovering phenomenon of NBTI.
Another NBTI model is the RD model, which was first been discussed by Jeppson in 1977 [8] . From 2003 on, Alam [6] reviewed many old NBTI experiments and new on-the-fly (OTF) measurements. He claims that the NBTI degradation is mainly because of the generation and annealing of interface traps N IT , which can be modelled by classical RD theory. Based on that explanation, he proposed a set of RD equations and showed it is possible to model the stress and relaxation of NBTI by solving those RD equations. In theory, the RD model can work under arbitrary stress waveforms, such as a sine waveform and a triangular waveform. However, it is very difficult to solve those RD equations, and commonly used mathematical solvers are too complicated to be implemented in circuit simulation software. Therefore, the normal approach for the simulation with the RD model is using some linear approximation for particular stress waveforms, such as dc and square waves [9] . Although the RD model was a popular NBTI model, there are many papers from 2009 claiming that the RD model has its limitations. For example, the RD model cannot explain the NBTI log-like recovery transient and the shape of ac duty-cycle dependence [10] . It also cannot explain for example, why 90% of over 1000 s stressed degradation can be recovered within 1 s. Based on these observations and new measurement techniques, a number of new NBTI modelling theories have been proposed in recent years. Grasser proposed a "two-stage" model [10] , Velamala proposed a "hole trapping/de-trapping" model [11] , and Kufluoglu proposed a "parallel diffusion pass-way" model [12] . Among them, the "two-stag" model is the most popular model. It explain well on physic mechanisms of NBTI. The problem is the parameter extraction. In fact, each switching oxide trapping can have a coefficient and this coefficient is differ from trapping to trapping. This makes it tricky to extract a set of general parameters which take into account all coefficients. Sometimes, when a new measurement is added to an existing measurements group, the parameters fitting will need to be redone to match this new measurement together with all old measurements. Hence a Fig. 1 . Schematic description of the RD model used to interpret interface-trap generation during NBTI stress [6] .
large number of measurements are required to find the best set of parameters.
Despite the debate about various NBTI modelling theories, some studies [3] , [13] , [14] show that the RD model is the one which agrees with long-time measurements (>100 h). They claim the RD model dominates in long-time degradation. Together with hole trapping/de-trapping, which dominate over short time and saturates, the combine of RD model and the hole trapping/de-trapping model can model both short-time fast change NBTI behaviour as well as the long-time one-over-six (0.16) power law behaviour. However, the NBTI modelling debate is still continuing.
III. DETAILS OF THE NEW COMPACT MODEL
Our new compact NBTI model for analogue/mixed-signal reliability simulations is based on the RD theory. The reason is that the analogue/mixed-signal circuits are operating under moderately stressed condition and could suffer less hole trapping/detrapping problems as compared to heavy-stressed digital circuits. In addition, for studying the life-time of the circuits, it is more interesting to investigate the long-time degradation instead of instant recovery behaviour. So we select RD theory as the target NBTI modelling theory and design the compact model to simulate arbitrary stress waveforms.
The classic RD equations will be reviewed first. Unlike in other papers, our model is based on iteratively solving the RD equations in a simple way, and will be introduced in the second part of this section.
A. Classic RD Equations
According to the RD theory, the NBTI degradation can be explained as the generation of dangling bonds in the region close to the Si/SiO 2 interface [6] . There are two steps involved during the process of NBTI, namely reaction and diffusion, as shown in Fig. 1 .
During the reaction phase, some Si-H bonds at the Si/SiO 2 interface are broken under the electrical stress. The generated "Si-" dangling bonds remain at the interface and are responsible for the threshold shift. The H atoms will combine into neutral H 2 and diffuse away from the Si/SiO 2 interface into the gateoxide and eventually into the gate poly-silicon. This process is referred to as diffusion.
The classic RD equations can be expressed in (1)-(3) from [6] , where N IT is the number of interface traps at any given instant, N 0 is the initial number of unbroken Si-H bonds, N H (0, t) is the concentration of hydrogen atoms at the Si/SiO 2 interface at any given instant, k F is the oxide-field dependent forward dissociation rate, and k R is the backward combination rate [6] .
(1) describes the generation rate of interface traps, which is the same as the generation rate of hydrogen atoms. In (2) and (3), N H 2 is the concentration of the neutral H 2 , k H is the combination rate of H atoms, D H 2 is the H 2 diffusion coefficient, and x is the location perpendicular to the silicon oxide interface, as shown in Fig. 1 .
B. Our Solution for RD Equations and the Compact NBTI Model
The RD (1)- (3) describe the process of the NBTI and could be used to obtain the ageing degradations, for example in terms of the threshold-voltage shift. However, they are difficult to solve in a general form. In order to find a solution which is suitable for analogue applications, one needs to simplify the conditions and make some assumptions as discussed below. Based on the research in [9] , the trap generation is slow from the initial period of the stress till the end of the product life and the broken Si-H bonds during NBTI are just a very small part of the total Si-H bonds. Hence dN I T /dt ≈ 0 and N I T N 0 . Under these assumptions, (1) and (2) can be combined and reduced to:
The number of interface traps N I T is equal to the total number of H atoms diffused from the Si/SiO 2 interface (x = 0) [6] . As a result, the relationship between N I T and N H 2 can be expressed as:
In fact, most RD theory-based NBTI models use (3)- (5) to obtain the threshold shift. The difference is that different authors use different approaches to approximate the solution under dc or square-wave stress cases [8] , [9] , or employ complicated solvers to solve the equations in a time-consuming way to accurately evaluate the RD theory [3] , [6] .
Unlike in other papers, we will iteratively solve the equation set (3)-(5) in a simple, fast way. Since in nanometre CMOS technologies, the gate oxide is far thinner than the gate polysilicon and the H 2 diffusion is much faster in the gate oxide [9] , the number of H 2 in the gate dioxide can be ignored while calculating long stress-time situations. The diffusion coefficient D H 2 in the poly-silicon is treated as a constant. Applying the Laplace transform for (3) to solve the differential equation, the solution for N H 2 in the Laplace transform can be derived as:
In (6), the symbol L {·} and the superscript are referred to as the Laplace transform of corresponding functions. By substitution of (6) into (5), the solution for N IT in the S-domain can be expressed as:
Using (4) and (7) to eliminate N H 2 and applying the inverse Laplace transform, one obtains the time-domain equation. The final result can be simplified to an equation with only physical parameters:
In (8), the symbol L −1 {·} denotes the inverse Laplace transform. It can alternatively be written as a convolution form in the time domain:
The symbol " * " inside the brackets at the left side of (9) represents the convolution operator. At the right side, k F is proportional to the inversion-hole density, the vertical electrical field and temperature. Parameters k H , k R and D H 2 are proportional to the temperature only, as will be shown in (10) , in which E R and E D are constant parameters. So the right side of (9) is a function of stress voltage, temperature, oxide thickness and unit gate capacitance. Basically, they are a function of time and can be defined as M (t).
If the stress voltage and the temperature remain constant with regard to time, e.g., dc stress, M (t) will be a constant and can be written as M . In this situation, (9) will degrade to the well-known closed-form solution for the number of interface traps N IT : 
In (11), R is a constant and can be expressed as:
where the gamma function has been employed [15] . However, if the stress condition changes over time, it will be difficult to derive a closed-form solution. An alternative way is to modify (9) into a discrete form and find an iterative solution. Moreover, in order to implement the model in Cadence ADE, the compact model needs to handle effectively the Spectre transient simulation results, which adopt non-uniform time steps [12] . Suppose the timing points are separated non-uniformly by Δt n seconds. Here, Δt n is the specified time step between time point t n and time point t n −1 . The digitization of (9) can then be written as:
In (13), parameter n is the discrete time index. Rearranging (13) and using the solution of the so-called Cubic equation [16] , the iterative solution for N I T can be expressed as in Table I . The parameters b and d in N I T also are given in Table I . M (n) in Table I is a function of time, stress voltage, temperature and other relevant process parameters.
The parameters of the equations in Table I are explained as follows. C ox is the gate capacitance per unit area. V gs (n) is the stress voltage applied between gate and source, which may change with discrete time index n. The time power constant m is equal to 1/6 according to our RD equations. m will be further discussed in Section IV-B2. t ox is the equivalent oxide thickness of the gate oxide. Constant k is the Boltzmann constant and T (n) is the temperature in Kelvin over discrete time index n. Parameters A, E 0 and activation energy E a are model fitting parameters which need to be extracted from NBTI degradation measurements. The actual threshold shift as function of time due to NBTI can be derived from N IT (n), as shown in Table I in which q is the charge of a single electron and ε ox is the dielectric permittivity of the gate oxide.
Compared to other compact NBTI models, our compact model requires three fitting parameters, A, E 0 and E a in Table I, which can be extracted from NBTI measurements. This is fewer than the seven parameters in [9] and the ten parameters in [5] .
IV. THEORETICAL VALIDATIONS AND IMPROVEMENTS FOR THE MODEL
Since the compact model is actually a discrete form solution of the original RD equations, it is worth comparing the model results with the RD theoretical results. Moreover, there are also other compact models based on RD theory. It is also worth comparing this model's results with those from the other RD models described in publications.
The weakness of the RD theory has been argued intensively in recent years, such as the failure to predict steep recovery of the NBTI degradation and less flexibility in adjusting the time-power parameter. In this paper, the author proposes two solutions to further improve our compact model and try to avoid above weaknesses in the RD model.
A. Validate the Model With the Original RD Theory
It is difficult to achieve the closed-form solution for the RD equations except under DC stress, what is shown in (11) and (12). Our new model was implemented in Matlab and compared with the accurate closed-form solution under the same DC stress. The resulting threshold shifts are compared as shown in Fig. 2 . The relative errors in percentage are shown in Fig. 3 . The timing points are separated by one second in both figures. Fig. 3 shows that the maximum error is about 6.7% at the initial timing point. With the number of timing points increasing, the error reduces dramatically and eventually converges to zero. In the applications, this error can be further calibrated during the parameter extraction phase, because it can be absorbed into parameter A. So the error introduced by time digitization can be neglected in the real case. The RD model cannot correctly reflect the actual relaxation part of the NBTI degradation. The relaxation prediction by the RD model is much slower than the measurement results. The simulated NBTI amplitude is often much smaller than the measured NBTI amplitude. Moreover, there are no model parameters in the RD model to control for the relaxation. So in theory, the RD model cannot be improved by tuning the model parameters. To avoid such a problem, this paper only fits the RD model simulation result with the up-limit envelope of the measurement result. Since the up-limit envelope of the ageing is often more interesting than the detailed stress-release degradation in each period, it is often used to determine the design margin. If the RD model, as a mathematical tool, can fit the up-limit envelop well, then it will still be useful for NBTI prediction even though the physical explanation for the NBTI mechanism remains imperfect.
2) Extracting Time Power Constant "m" from Measurements: Some publications [10] - [12] claim that the RD model seems to predict a higher time power constant than evident from measurements. This is also found in our dc stress measurements. The time power constant is normally smaller than our RD equations predicted. For example, our RD equations predicts a fixed time power constant of 0.167, while the measurement in Fig. 5 shows a time power constant of 0.1369. For ac stress, the problem is more complex. In recover phase, measurements show much faster and larger recovery than our compact model predict, which is shown in Fig. 5 . This faster and larger recovery in each cycle reduces the time power constant in total degradation and is smaller than our model with m = 0.167 predict. Hence if we keep the time power constant parameter m fixed at 0.167 in Table I , our compact model will predict a higher trend in degradation and with time going on, the error will be large at long time extrapolation. One way to solve this problem is trying to account many non-ideal effects in the RD equations, like non-ideal boundary conditions for diffusion, varying diffusion constant, or even different diffusion routes. This way will lead to complicate physical debating, verification and many fitting parameters, which is beyond our purpose. What we want is a simple, less parameters and reasonable accurate compact model which is suitable for engineering purpose. Therefore, we change the time power constant m, which is equal to 0.167 based on our RD equations, to be a fitting parameter from measurements. As the time power constant deviating from 0.167, our compact model also deviates from the classic RD theory and become more like an engineering model.
V. MODEL MEASUREMENT EVALUATIONS IN 140 NM CMOS TECHNOLOGY
To evaluate the performance of the model, a large number of NBTI degradation measurements are carried out for single PMOS transistors in 140 nm CMOS technology. The detailed information about measurement setting-up, uncertainties, model parameter extraction and silicon measurement results will be discussed in the following sections.
A. Measurement Setting-Up
NBTI measurements are carried out in 140 nm CMOS technology. The instrumentations used are the Probe station Summit 12000-Series/Titan Series Temptronic, the HP 4155B Semiconductor Parameter Analyzer, and the LabVIEW software. The measurement set-up is shown in Fig. 6 .
The NBTI degradation is measured using the "Fast-Id" method, which is proposed as a new standard in the JEDEC 14.2 (wafer level reliability group) proposal [17] . This method interrupts stress (typically within 1 ms) and subsequently performs a very fast measurement of the drain current at a gate voltage near the threshold voltage (the sub-threshold region and partially inverted region) that has been determined from a measurement taken before the stress tests. A small drain-source voltage (0.05 V) is continuously applied to simplify the fast switching. The transistor is in an almost symmetric BTI configuration. Since the transistor under test is operating nowhere near the maximum of its tarns-conductance, where the transistor is more sensitive to mobility degradation like the OTF method, only the threshold voltage shift related to flat-band shift is monitored. This procedure is based on the fact that the sub-threshold slope remains constant after stress. The Fast-Id method is suitable for implementation by a conventional customary parameter analyzer.
B. Unavoidable Uncertainties
To reduce undesirable statistical effects, ideally the NBTI degradation can be optionally measured using the same PMOS transistor under various stress conditions. However, this is not possible in real measurements because it is difficult for the PMOS transistor to fully recover from NBTI degradation. So in each measurement, a new PMOS transistor is used. That means that unavoidable uncertainties from both process variations and NBTI degradation variations are introduced into the measurement results.
In addition, although each individual measurement is accurate and credible, the LabVIEW software-controlled automatic measurement set-up is difficult to repeat for exactly the same stress condition. Since Microsoft Windows cannot produce To evaluate the model under stochastic measurement conditions, the stochastic effect of NBTI degradation is taken into account. The authors use the 3σ method. Assuming a Poisson distribution and randomizing the effect interface traps under the gate area [18] , the variance of degradation can be calculated as (14) .
W and L represent the transistor gate width and length respectively. The constant number "2.7" is used to take into account both the random number of interface traps and the random spatial distribution of the traps [18] . This is also the reason for the term "effective number of interface traps", N IT tot ef f . The σ of the ΔV th is the square-root of its variance. So by this mean we obtain the simulated degradation ΔV th and simulated σ. We draw up-limit envelopes of the simulated ΔV th + 3 · σ and ΔV th − 3 · σ. If the measured up-limit envelope of degradations lie within this range, it is classified as "Matched", which means the model simulation matches the measurement result.
C. Model Parameters Extraction
In this research, all NBTI measurements were carried out at 125
• C. Hence, the temperature dependence parameter E a in the NBTI model can be free selected without any influence on the simulation. Now there are only three model parameters, A, E 0 and m for the compact RD model to be extracted from silicon measurement results.
The parameters can be extracted by fitting the up-limit envelop of the silicon results. The fitting method is searching for the minimum summation of square root error between simulation and silicon results. The model parameters are extracted 
D. Model Simulations Versus Silicon Results
The validation is carried out using CMOS 140 nm technology with three groups of stress waveforms. The stress conditions for three groups are summarized in Table II . The temperature for all stress conditions is fixed at 125
• C. In total, there are 82 stress conditions. For each stress condition, a new PMOS transistor is adopted. These PMOS transistors have the same size of 8 μm × 160 nm, and the same gate oxide thickness of 2.9 nm. All measurements are input into simulations and compared with their results. The model uses only three extracted model-fitting parameters, which are described in Section V-C. These three model-fitting parameters are kept the same under all 82 stress conditions. However, due to the paper length limitation, only eight of them are described in this paper.
The first group is stressed by dc voltages with a small period of relaxation at the end of each measurement. We found the model cannot fit dc measurements very well. In total, only 67% measurements are matched with the simulation. The reason is because the time power constant. In our model, the time power constant m is extracted from ac measurements as Section V-C. It will not change with stress voltage. However, dc measurements show an increasing time power constant with stress voltage. For example, the measured average time power constant change from 0.143 at 2.5 V dc stress, to 0.151 at 3.0 V dc stress, and then to 0.157 at 4.0 V dc stress. This varying time power constant make our model fail. In fact, in low stress voltage (2.5 V), the time power constant is quite stable (around 0.14) and our model can match 11 measurements out of total 12 measurements at 2.5 V dc stress. Only one measurement which has a time power constant of 0.179 can not be matched. That's to say 83% accuracy at 2.5 V. While in 3.0 V and 4.0 V dc stress measurements, only 12 measurements out of total 21 measurements can be matched by our model. That's to say 57% accuracy at 34 V. And all these measurement which can be matched by our model have the time power constant around 0.14. Those measurement which can NOT be matched by our model all have the time power constant larger than 0.15. In total, the degradation uncertainties in dc stresses are much larger than in ac stresses. Mahapatra et al. in [3] claim that in addition to ΔN IT , the dc stress causes hole trapping in pre-existing bulk oxide traps. In addition, at relatively higher stress bias, additional hole trapping in newly generated bulk oxide traps. These hole trappings make the dc measurement more uncertain. Fig. 7 show the measurement result together with simulation under 2.5V dc stress. The stress continues for about 1000 s and at the end of the measurement, relax at 2 V for about 100 s.
The second group is stressed by square waves, whose dutycycle, high voltage, low voltage, and frequency are being scanned. The scanned parameters are listed in Table II . The simulation matches the measurement well in both high voltage and low voltage scans, except for two measurements. One is with high voltage at 2.5 V, low voltage at 0 V, and 50% dutycycle. The other is high voltage at 4.5 V, low voltage at 2.5 V, and 80% duty-cycle. For the duty-cycle and frequency scans, the simulation can match the measurement well, except for one measurements at 95% duty-cycle. In 95% duty cycle, we do three times measurements. Two times can be matched by the model. Two square wave stress situations are shown in Figs. 8 and 10, in which both simulations match well with the measurements in the up-limit envelopes. Fig. 8 shows a square wave stress with high voltage 3 V for 20 s, low voltage 0.5 V for 10 s, duty-cycle 66.7%, and 100 cycles recording. Fig. 9 is the log-log plot of Fig. 8 . The measured degradation-recovery amplitude is much larger than the simulated one, because our simplified RD equations cannot reflect such fast and deep recovery. Fig. 10 shows another square wave stress with a high voltage of 4 V for 10 s, low voltage of 2 V for 10 s, duty-cycle 50%, and 50 cycles of recording. Now the measured degradation-recovery amplitude is much closer to the simulation as compared to that shown in Fig. 8 , because the relax voltage is closer to the stress voltage and the recovery is less deep.
The third group employs stairs-waveform of six levels to imitate arbitrary waveform stresses. The stair voltage levels are also shown in Table II . The reason to use stair-waveforms instead of real arbitrary-waveforms is due to the limitation of the instruments. The semiconductor parameter analyzer cannot generate real arbitrary-waveforms. Five stairs-waveform stresses are shown in Figs. 11, 13, 15, 17 , and 19. The more detailed stress-relax behaviour for just a few cycles are shown in Figs. 12, 14, 16, 18 , and 21 respectively. These figures show that measurements lie in 3σ range of simulations under such complicated waveform stresses. In Figs. 11, 13 , and 15, the measured uplimit envelopes are on the edge of simulated 3σ limitations, but the trends follow the edge well. As before, our simplified RD equations cannot reflect fast and deep recovery, but the measurement can. So there is a difference between simulated and measured degradation-recovery amplitude. However, for Figs. 11, 13 and 15, measured degradation-recovery amplitudes are closer to simulations. It is because the recovery voltage change in a slow way in these measurements and make the simulation possible to keep up with the change. Fig. 19 shows a long time, with a large number of cycles of measurement (over 10 4 s and 500 cycles) for a stairs-waveform stress situation, in which the simulation still matches the measurement very well. Fig. 20 is the log-log plot of Fig. 19 . The final evaluation results are summarized in Table III . In total, for 82 silicon results, the compact model matches more than 86% of silicon measurements under AC stresses conditions (square wave and complicated stairs-waveform stress). It can also achieve 70% matching in dc stress conditions. It is worth emphasizing that the compact model use only three modelfitting parameters which are extracted from 4 square-wave stress measurements and kept unmodified in all 82 measurements to achieve these results. This is by far not possible for any other published NBTI models.
VI. MODEL IMPLEMENTATION IN CADENCE ADE
The compact model proposed in this paper can be easily incorporated with transient simulations in SPICE simulators. However, one problem could be the simulation time. In fact it The new compact model has the capability to incorporate such an extrapolation because the trend of the degradation results in a simple power function of time. Therefore, a simulation strategy has been implemented in Cadence ADE using Verilog-A, which is shown in Fig. 22 .
The strategy will now be explained using the block numbers in Fig. 22: 1) Transient simulation is carried out on a non-aged fresh net-list by Cadence Spectre. 2) With the stress voltage waveforms on each PMOS transistor obtained from Spectre, the detailed threshold degradation is calculated using the compact model in Table I . 3) Since both the transient simulation and the detailed degradation calculation are done over a time span of just a few seconds, rather than years, an extrapolation is required. For each PMOS transistor, there are only two parameters in the extrapolation function that need to be extracted from the detailed degradation simulation: A and n, as shown in Fig. 22 . These parameters are fitted using the least-square-error method and stored in separate files. 4) The aged net-list is generated by adding a voltage source in series with the gate of each PMOS transistor to model the threshold degradations. 5) The value of each voltage source is calculated by the power function, as shown in Fig. 22 , with the parameters from stored files. Now the aged net-list is ready to be used in any kind of simulation in Spectre with regard for a specified number of ageing years. 6) The stochastic effect of NBTI degradation is taken into account by randomizing the effect interface traps under the gate area assuming a Poisson distribution 14. 7) The aged net-list with a stochastic NBTI degradation sample is generated using the same approach as 4), except that the threshold-voltage shift is now calculated from a sampled stochastic number of interface traps:
The sample(ΔV th ) and sample(N I T ot ef f ) in expression (15) are the stochastic samples. The whole process shown in Fig. 22 has been implemented using Verilog-A in Cadence ADE. A variable "Quick_sim" is used in ADE to determine the various choices: detailed NBTI simulation to extract power-function fitting parameters, deterministic threshold ageing calculation, or stochastic threshold ageing calculation. The parameter sweep for "Quick_sim" in ADE can be used to run a batch process, which makes the NBTI ageing simulation very easy to combine with normal process variations in Monte-Carlo simulations.
The total simulation time is of the same order of Spectre transient simulation time, which is much faster as compared to that for normal RD solvers, e.g., several minutes for only one PMOS transistor [12] . Results of an example run on our server with one CPU core occupation are shown in Table IV .
VII. LIMITATIONS AND DISCUSSIONS
The goodness of the proposed model has been shown in previous sections. However, through measurements and simulations, several limitations in the proposed model as well as in the NBTI measurement are found.
First limitation is the time power constant. It seems the RD model predict a higher time power constant which can cause a large error in long time extrapolating. We introduce the parameter m to try to solve the problem, but that change the model from a physical meaning model into an engineering model and against our original wishes. Combine RD theory with hole trapping/de-trapping theory may be an option. Yet unless the hole trapping/de-trapping mechanism introduce some negative time power constant, or the NBTI degradation measurement will show some acceleration after a long time stress, the problem does not seems to be solved easily.
Second limitation is only modelling the up-limit envelope. To some analogue circuit designers, correct modelling the recovery effect of the NBTI is also important. Yet due to the RD theory limitation, only RD model itself is difficult to model fast and deep recovery accurately.
Third limitation is the measurement. The NBTI degradation shows a large random behaviour. Only a few samples in the same stress condition is difficult to reduce the random effect. It is favourable to measure at least 100 samples in the same stress condition to characterise the statistical behaviour, extract NBTI model parameters and validate NBTI models. However, due to the project time limits, we cannot achieve this.
It will be interesting to compare several NBTI models, like RD plus hole trapping/de-trapping model, two-stage model and other candidates using the same measurement data. We hope to carry out such kind of work in the future.
VIII. CONCLUSION
A compact NBTI model based on iteratively solving the RD equations has been presented. This model can handle arbitrary stress waveforms for the up-limit envelope and is thus suitable for analogue/mixed-signal simulations. It has been evaluated for CMOS 140 nm technology with square-wave stresses and arbitrary wave stresses. For a total of 82 silicon results, the compact RD model can match more than 86% of ac stresses (the square wave stresses and complicated stairs wave stresses), as well as 70% of the dc stresses. These results are achieved using the same three model fitting parameters which are extracted from four square-wave stress measurements. The model has been implemented in Cadence ADE with Verilog-A, and can simulate both deterministic and stochastic NBTI ageing effects. The simulation speed is about a thousand times faster than for normal RD-based models, and the speed is at the same level of transient simulations.
